 |
|
|
Sintegra provides solutions for all aspects of ASIC implementation from RTL through GDSII by leveraging it’s proven methodologies in:
- RTL Design and Design Verification
- Logic Synthesis
- DFT insertion
- Chip partitioning
- Floorplanning
- Clock and Power planning
- Timing constraints generation
- Place-and-Route and Timing Closure
- Clock Tree Synthesis
- IR Drop and EM analysis
- Routing and Signal Integrity Closure
- Sign-off Extraction and Timing and Noise verification
- Physical Verification (LVS, DRC and Antenna)
- Leakage reduction, DFM and Parametric Yield Improvement
- Process Migration and Cost-Reduction
|
|
|
